library verilog;
use verilog.vl_types.all;
entity lab2_fre_div2_021 is
    port(
        B2_068          : out    vl_logic;
        S0_068          : in     vl_logic;
        C_068           : in     vl_logic
    );
end lab2_fre_div2_021;
